three-tier device architecture