As the hundreds of billions of devices connected to the Internet of Things continues to grow, researchers are reimagining the conventional architecture of cloud datacenters.
The old design is hierarchical and rigid, with marked boundaries between chips, nodes, boards, and racks.
The new design of massive processing chips focuses more on flexibility, scalability, and energy efficiency.
Piton’s system scales to over 8,000 chips with over 200,000 cores.
Read more about Piton’s design as well as OpenPiton, the open source release of Piton that is scalable to over 536 million cores, in the March/April 2017 issue of IEEE Micro.
Read article (login may be required for full text)
About Lori Cameron
Lori Cameron is a Senior Writer for the IEEE Computer Society and currently writes regular features for Computer magazine, Computing Edge, and the Computing Now and Magazine Roundup websites. Contact her at l.cameron@computer.org. Follow her on LinkedIn.
