Researchers propose an architecture template for hardware accelerators that is specifically optimized for vertex-centric graph applications with irregular memory access patterns, asynchronous execution, and asymmetric convergence.
Researchers propose an architecture template for hardware accelerators that is specifically optimized for vertex-centric graph applications with irregular memory access patterns, asynchronous execution, and asymmetric convergence.